Layout of the sub-surface core processing line (CPL)